Application/Control Number: 10/081,926

Art Unit: ***

CLMPTO

10081926

06/14/02

RC

--1. (Amended) A method comprising:

compressing a plurality of pixel values and a founding vector into a first sum vector and a first carry vector:

discording a least significant bit of the first carry vector;

discarding a two least significant bits of the first sum vector; and

adding the first sum vector and the first carry vector to generate a pixel average value.

- 2. The method of claim 1. wherein said adding the first sum vector and the first carry vector is performed with a Single-Instruction/Nultiple-Data (SIMD) adder.
- 3. The method of claim 1, wherein said compressing a plurality of pixel values and a rounding vector comprises compressing four pixel values and a rounding vector.
- 4. The method of claim 3, wherein the pixel values comprise 6-bit values.

Application/Control Number: 10/081,926
Art Unit: ***

- 5. The method of claim 4, wherein the BIND adder comprises a 36-bit adder including one dummy bit for each of four byte locations.
- 5. The method of plaim 1, wherein the counding vector is $10_{\rm s}$.
- 7. The method of claim 3, wherein said compressing four pixel values and a rounding vector is performed in three stages.
- 8. The method of claim 7, wherein said three stages commise:

compressing three of said four pixel values into a second own vector and a second courty vector;

occupressing the fourth pixel value, the rounding vector, and the second sum vector into a chird sum vector and a third carry vector; and

compressing the second carry vector, third sum vector and third carry vectors into said first sum and first carry vectors.

- 9. (Amended) Apparatus comprising:
- a compressor stage including a plurality of compressors, such compressor operative to compress a plurality of operands and a rounding vector into a first sum vector and a first carry vector and to discard a two least significant bits (1988) of said first sum vector and an 1980 of the first sum vector; and
- a Single-Instruction/Multiple-Data (RIMD) adder operative to add the first sum vector and the first carry vector to generate an average pixel value.
 - 10. The apparatus of claim 3. wherein said plurelity of compressors comprises four compressors.
 - The apparatus of claim %, wherein such compressor
 operative to compress four operands and a rounding vector.
 - 12. The apparatus of claim 9. Wherein said pixel values and the average pixel value comprise 8-bit values.
 - 13. The apperatus of claim 12, wherein the SIRD adder includes one dummy bit pur byte location.

- 14. The apparatus of plaim 9, wherein the rounding vector is $10_{2}\,\mathrm{c}$
- 15. The apparatus of cloim 11, whereis each compressor comprises:
- a first compressor operative to compress three of said four pixel values into a second sum vector and a second carry vector;
- a second compressor operative to compress the fourth
 pixel value, the rounding vector, end the second sum vector
 into a third sum vector and a third carry vector and
- a third compressor operative to compress the second carry vector, third som vector and third cerry vectors into said first sum and first carry vectors.
- 15. (Amended) An article comprising a machine-readable medium include machine rescable instructions, the instructions operative to cause a machine to;

compress a plurality of pixel values and a rounding vector into a first sum vector and a first carry vector:

discord a least significant bit of the first carry vector;

discord a two least significant bits of the first sum

vector; and

add the first sum vector and the first carry vector to generate a pixel average value.--

Application/Control Number: 10/081,926
Art Unit: ***

- 17. The article of claim 16, adding the first sum vector and the first carry vector is parformed with a Single-Instruction/Rultiple-Data (SIMD) adder.
- 18. The article of claim 16, wherein the instructions for compressing a plurelity of pixel values and a rounding vector comprise instructions operative to cause the machine to compress four pixel values and a rounding vector.
- 30. The article of claim 18, wherein the pixel values comprise 8-bit values.
- 20. The article of claim 19, wherein the SIND adder comprises a 36-bit adder including one dummy bit for math of four byte locations.
- 31. The article of claim 18. wherein the counding vector is 10.
- 22. The article of claim 18, whereis the instructions causing the machine to compress four pixel values and a rounding vector comprise instructions rathing the machine to compress the vectors in three stages.

Application/Control Number: 10/081,926
Art Unit: ***

53. The article of claim 22, wherein instructions causing the machine to compress the vectors in three stages comprising instructions causing the machine to:

compress three of said four pixel values into a second sum vector and a second carry vector:

compress the fourth pixel value, the counding vector, and the second sum vector into a third sum vector and a third carry vector; and

compress the second carry vector, third sum vector and third carry vectors into said first sum and first carry vectors.